Altera_Forum
Honored Contributor
8 years agotop level block symbol map question
Hi,
I have a project written in Verilog. The top level (CPU) connects several lower level components with lots of signals to connect. is there any way in quartus to make a printable diagram that shows all components with in/outputs and the signal wires connecting them? Thank you!