timing signoff

What are the criteria for timing closure in Quartus? Is timing closure required pass all corners as the following figure?

If my FPGA products only work in a server room environment,  the fpga image timing need meet all corner?