retiming issue

we develop a project with agilex7 fpga and using quartus pro 25.3 version. now we fix timing by analyze the retiming report.  we see the following retiming restriction: But the register  GEN_RE...