Problem with Gate level simulation

Question

Hi,I made a simple design for just experimentation. In that design, I instantiated a multiplier from IP catalog(simple multiplier). Then I synthesized. Everything was ok. Then I wrote a testbench and tried to run simulation through native link. RTL simulation is working just fine.But when I run gate level simulation, the output of the multiplier is all XXX. Please note that  when it asks about timing model, I use the same "slow model", as hinted by the prompt. What possibly I may be doing wrong?

richardt_altera · Answer

Have you followed the Gate-Level Simulation (NativeLink Flow) as per the user guide? https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-qps-tp-simulation.pdf#page=11

troa · Answer

The problem was timing. The model or the IP was not starting till 4995 ps . So What I did, I regenerated that IP with same specs, but with little less files(this time only with .v files). And problem was solved.

Now, no starting delays and IP is also working with peco seconds accuracy.

Thanks for your replay.

Forum Discussion

Problem with Gate level simulation

2 Replies

Recent Discussions

Failing IO buffer

Perpetual license Quartus II doesn't allow to build Cyclone V devices anymore.

Unable to Enrol into SSLC Due to Microsoft Authentication App Issue

Repeat of a Questa License Issue

How can my company retrieve a license for Quartus Prime Standard 15.1?