Forum Discussion
TRoa
Occasional Contributor
6 years agoProblem with Gate level simulation
Hi, I made a simple design for just experimentation. In that design, I instantiated a multiplier from IP catalog(simple multiplier). Then I synthesized. Everything was ok. Then I wrote a testbench a...
RichardT_altera
Super Contributor
6 years agoHave you followed the Gate-Level Simulation (NativeLink Flow) as per the user guide?
- TRoa6 years ago
Occasional Contributor
The problem was timing. The model or the IP was not starting till 4995 ps . So What I did, I regenerated that IP with same specs, but with little less files(this time only with .v files). And problem was solved.
Now, no starting delays and IP is also working with peco seconds accuracy.
Thanks for your replay.