Platform Designer Components and terp file format

Question

I want to create a component with a variable number of Avalon-ST sinks and sources. I've been looking at the Avalon ST multiplexer _hw.tcl file as an example of how to do this and noticed that it creates the custom System Verilog file by modifying a template .terp file. This .terp file consists of TCL-like variables (e.g. $variable) embedded in the template code.

Procedures in the _hw.tcl file set variables based on the user input and then call altera_terp to (presumably) generate the customised (in this case .sv) file.

Is there any documentation for altera_terp? While it would of course be possible for each user to implement similar functionality by writing their own TCL procedures, it would be much more user friendly and an efficient use of human labour if Intel would provide documentation on how altera_terp works so that users don't have to reinvent this wheel or figure out the syntax by looking at how it is used by Intel provided IP.

sstrell · Answer

For a custom component, you can easily do this by just editing the _hw.tcl script generated by the component editor, adding a parameter somebody could set when they add the component to a system. I've never touched a terp file.

https://www.intel.com/content/www/us/en/docs/programmable/683609/23-2/defining-hdl-parameters-in-hw-tcl.html

https://www.intel.com/content/www/us/en/docs/programmable/683609/23-2/component-interface-tcl-reference.html

https://www.intel.com/content/www/us/en/docs/programmable/683609/23-2/interfaces-and-ports.html

https://www.intel.com/content/www/us/en/docs/programmable/683609/23-2/parameters.html

rfris4 · Answer

I must be misunderstanding something then. Let's say I want to create a component that has parameter configurable number of Avalon ST sinks, between 1 and 4.

What does the HDL contain for this component? Do I create it with the signals for all 4 Avalon ST sink interfaces and have a parameter than tells PD (and the HDL) which ports are actually active?

An example of the HDL and the _hw.tcl file showing how to do this would be very helpful!

I believe this would be something worth including in a future edition of the PD user guide.

wincent_altera · Answer

Hi,You can refer for the below linkhttps://www.intel.com/content/www/us/en/docs/programmable/683609/21-3/defining-hdl-parameters-in-hw-tcl.htmlWe do a sample of _hw.tcl but for specific use, you may need to redefine the parameter based on your design.Regards,Wincent_Intel

rfris4 · Answer

Thank you Wincent_Intel for taking the time to respond to my question. Unfortunately the link you provided does not provide the information I need to know to achieve what I want. Please bare in mind that I have read the documentation for PD before posting my question here, so it is unlikely that posting a link to the documentation is going to be of use.

To reiterate what I need help with:

I want to create a component that has parameter configurable number of Avalon ST sinks, between 1 and 4.

What does the HDL contain for this component? Do I create it with the signals for all 4 Avalon ST sink interfaces and have a parameter than tells PD (and the HDL) which ports are actually active?

An example of the relevant sections of the HDL and the _hw.tcl files showing how to do this would be very helpful!

sstrell · Answer

You would need generate commands in your HDL that can implement the interfaces based on a parameter. You would also need to create an elaboration callback in the _hw.tcl to implement the interface signaling appropriately based on the parameter.

https://www.intel.com/content/www/us/en/docs/programmable/683609/23-2/control-interfaces-dynamically-with.html

Forum Discussion

Platform Designer Components and terp file format

7 Replies

Recent Discussions

Perpetual license Quartus II doesn't allow to build Cyclone V devices anymore.

Quartus Eda_Writer keeps crashing

Failing IO buffer

Floating point operation on Cyclone 10 GX

Quartus/Signaltap complains about wrong version