Altera_Forum
Honored Contributor
14 years agoParametrized altsyncram using design compiler and quartus
Hi!
Is there a way to synthesize an vhdl design that instantiates parametrized altsyncram(s) using Synopsys Design Compiler? Synopsys DC generates black boxes for which all parameters are skiped. Is there a solution to get the paramers into the netlist or is there a solution to automatically post process a netlist with quartus and/or Synplify to replace the black boxes in the netlist? ... unfortunately i have to go with Synopsys DC and can not skip DC Synthesis. Thank you.