Altera_Forum
Honored Contributor
17 years agomodelsim analog waveform transients
I'm using modelsim-Altera to make a gate-level simulation of an own ifft core, the target platform is an Stratix II FPGA.
When i select the analog waveform display format for a signed 16 bits port corresponding to a Synthesized sine wave , i get in the picture some peaks (like glitches) that take random and big values, however the sine wave has an amplitude of 64. The basic sine shape looks well. I notice that this peaks appear before the t_su completion. I tried with a RTL simulation, however the ram memories in design (m4k's and m512's) don't work well. There is a way to define a trigger source, Such that the analog waveform display is sampled after every rising edge of a clock signal?. Why the ram memories don't work in the RTL-simulation? I appreciate any help with this. Regards, Alex Parrado