Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

modelsim analog waveform transients

I'm using modelsim-Altera to make a gate-level simulation of an own ifft core, the target platform is an Stratix II FPGA. When i select the analog waveform display format for a signed 16 bits ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

I think, the glitches in analog waveforms are corresponding to glitches in the displayed signal. Resampling the data before displaying them should help.

I performed RTL and gate-level simulations of designs with RAM blocks and wasn't aware of any ModelSim issues in this regard. What do you mean with don't work well?