CYCLONE V SX, 400Mbps LVDS DDR Interface with DDR or SERDES, timing problems

Hi all, I am struggling and need to know how best to constrain Quartus to fit my design. I am interfacing to a 200Msps, 14 bit ADC using 7 DDR LVDS lines. This makes each LVDS line 400Mbit per sec...