Cyclone-V RAM Block

Hi,

I am working on existing FPGA project. In the project, RTL instantiates the ASIC memory models. Along with the project there are qip files for memories. My question is how the ASIC memory models are replaced by the qip files?

Thanks,