aehsan
New Contributor
2 years agoCyclone-V RAM Block
Hi, I am working on existing FPGA project. In the project, RTL instantiates the ASIC memory models. Along with the project there are qip files for memories. My question is how the ASIC memory models...
- 2 years ago
Hi,
Check these two links https://www.intel.com/content/www/us/en/programmable/quartushelp/17.0/reference/glossary/def_qip_file.htm and https://www.intel.com/content/www/us/en/docs/programmable/683609/23-4/files-generated-for-systems.html to understand the functions of the .qip file. Can double-click the .qip file to check all the respective paths included.
Thanks,
Best Regards,
Sheng