Altera_Forum
Honored Contributor
8 years agoCreating a new IP component with VHDL design using a customized library
Hello,
I am trying to create a new component using Component Editor of Qsys. Actually, the top level design of the new component calls a library "Lib" that I have created and uses a pckage defined in this library. So, in the beginning of the top level design I have: library Lib; use Lib.package.all; My question is how to tell the Component Editor to take into consideration the library Lib? Shall I add all the library files in the step of specifing the component files? Thank you,