Forum Discussion

Maio's avatar
Maio
Icon for New Contributor rankNew Contributor
3 years ago

Attribute in RTL for Timing Constraints

Hello,

For AMD, I used the following methodology to create timing constraints for registers:

RTL Code:

(* some_attribute = "true" *) reg [31:0] config_register;

Constraints:

[get_cells -hier -filter {some_attribute =~ true}]

The above get_cells command would return the cells from the RTL code I added the attribute to, and then I could add any command on those cells from the constraints files in the build.

Is there an equivalent to this for Quartus? I have attempted to run a get_cells command that gets cells based on an attribute but I was unable to solve this.

Thanks

Compilation
Hdl
Timing

2 Replies

  • Nurina's avatar
    Nurina
    Icon for Regular Contributor rankRegular Contributor
    3 years ago

    Hello,


    We have not received a reply from you. As such, I now transition this thread to community support. If you have a new question, Feel free to open a new thread or login to ‘ https://supporttickets.intel.com ’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.

    If any answer from the community or Intel Support are helpful, feel free to rank your support experience by rating 4/5 survey. Please let me know of any inconvenience so that I may improve your future service experience.

    Have a great day!

    Best regards,

    Nurina W.