Forum Discussion

New Contributor

1 year ago

NIOS V + DDR4 with problem for malloc

We are currently conducting tests using Arria 10 GX EVB. However, we have encountered an issue where NIOS V controlling DDR4 through EMIF IP results in a failure when attempting dynamic memory alloc...

Arria_10_DDR4_malloc.tar.gz3.6 MB

Embedded Applications Layer

Installation & Licensing

Nios Architecture

Nios Cpu

tehjingy_Altera

Regular Contributor

1 year ago

Sorry for the late response.

I took a look at your project it seems like you did not connect the Nios to boot from the EMIF.

Could you try connecting the data and instruction manager of the NiosV to the EMIF controller and switching the reset vector to the EMIF?

Regards

Jingyang, Teh

Forum Discussion

NIOS V + DDR4 with problem for malloc

Recent Discussions

University Program IP for NiosV

Nios II IDE File Name too long error

Unable to load Ashling Riscfree NiosV libraries

Correct way to use mSGDMA with a NIOSV/m processor on a MAX10 FPGA

AshlingRISCFree IDE Build system: 'source directory does not appear to contain CMakeLists.txt"