Altera_Forum
Honored Contributor
20 years agoNios II and separate WRITE_N signal to CFI Flash
Hi,
It has been long time I played with Nios II, my first attempts were abandoned due to the project change. Now I am blessed with another project which would have a Nios II as a CPU candidate and I am playing a little with SOPC/Quartus II 5.1 Here is my problem. I have Nios II with tristate bus bridge (called mem_bus below) and I connect to this bus external SRAM and CFI FLASH chip. Here is how my top level SOPC looks like: http://voila.pl/91gg9/?1 Here are settings for SRAM and FLASH memory interfaces: http://voila.pl/91gg9/?2 http://voila.pl/91gg9/?3 And the partial snapshot of the Quartus symbol: http://voila.pl/91gg9/?4 My question is: why "write_n_to_the_FLASH" signal is not shared with the rest of the write_n signals. In other words, why do I have separate write_n signal instead using mem_bus_readn/mem_bus_writen signals for both SRAM and FLASH ?