Honored Contributorhi ,everybody.there is a CFI(common flash interface)flash on my board ,but i only use it to store my software data! how to download the FPGA configuration data in to the flash?
thanks ! with my regard!
Honored ContributorYou could use the nios2-flash-programmer from the command line rather then the IDE. The flash programmer user guide has more details. You can program from the command line without a target board configured.
--dalonHonored Contributor
--dalon
<div align='right'><{post_snapback}> (index.php?act=findpost&pid=12225)
--- quote end ---
--- Quote End --- Yep - I've tried the command line method and it "seems" to work, although at the end the Verify fails - and sure enough if I dump the memory using a third party tool (FS2) the memory contents compared to the SREC file are incorrect. about half of the bytes are wrong. It almost seems like timing, but I can R/W to flash memory manually using the FS2 command line interface to Nios...
Honored Contributor<div class='quotetop'>QUOTE </div>
--- Quote Start --- The current flash programmer user guide only shows how to make a target board using the Board Description Editor - not the old mk_target_board utility. I'm sorry but I have no idea where you're going with that.[/b] --- Quote End --- look at ug_nios2_flash_programmer.pdf the chapter : porting the nios II to custom boards you will see at page 2-7 step 15 that it do reffer to old mk_target_board utility. after you will use this utility a target board design will be created that you could open using the sopc. if you will open it you will find there the "more board system setting " tab figure 2-5 of ug_nios2_flash_programmer.pdf shows a picture of that screen with this tabHonored Contributori am confused! what's vision of the "user guide"you discussed?
there is NOT any words about "mk_target_board" in my Flash programmer user guide! oh .....Honored Contributorit's been so long since I posted on this issue and since then I have had resolution. As it turned out the Altera provided CPLD "configuration controller" does not release the flash I/O pins to tri-state when it is done configuring the FPGA. This was the first problem and so I added TRI's to the outputs. But, I had forgotten to make pin assignments for a USB controller chip's control lines that are on the same avalon tri state bus. So, the Nios during flash programming was contending with the USB controller (who was supposed to be quiet on the bus).
Alas, the flash programmer has been working fine ever since then, but NOTE THAT THE VERIFY ALWAYS FAILS EVEN THOUGH DOING A READBACK OF FLASH PROVES THE FLASH CONTENTS ARE 100% CORRECT. No clue why the verify fails - we just ignore it.
