Quartus 18.1 FFT IP modelsim simulation "not bound"

Question

I try to simulate the Quartus FFT IP core in Modelsim.

I succesfully simulated the example design which I also can generate from the IP generator GUI (IP Parameter Generator). However, I was not able to include my own tetbench in that simulation so that I now try to simulate the simulation files that I generate along the synthesis files in the "generate HDL" GUI in IP Parameter Generator like this:

The files in the attachment (if_fft.qsys, fft_tb.vhd, adc.txt and compile_ip.do) can be used to re-create the problem:

I use if_fft.qsys in the IP Parameter Editor to generate the sysnthesis and simulation files as shown above.
Then, in modelsim, I navigate in the console to the folder "fft" of the output directory path shown also above.
In that folder I place the compile_ip.do, fft_tb.vhd and adc.txt files.

I type "source compile_ip.do" in the modelsim command line window and it uses the script to compile the testbench and then the msim_setup.tcl file that was automatically generated.

It all works to the point when the simulation is automatically started. Then I get this in the modelsim command line:

# Loading work.if_fft(rtl)
# ** Warning: (vsim-3473) Component instance "fft_ii_0 : if_fft_fft_ii_0" is not bound.

Since I handle in my testbench the if_fft component, I have no real clue what this "not bound" fft_ii_0 is. Of course it is some generic FFT IP component but I was hoping the the automatically generated msim_setup.tcl file takes care of correctly setting everything up so that this subcomponent gets properly bound for the simulation.

I would prefer a solution where I just have to fix the modelsim compilation scripts (compile_ip.do and msim_setup.tcl) instead of having to use Quartus in the loop.

I read that there is a native link function between Quartus and modelsim, but since I don't want to simulate a complete Quartus design, but also the IP with my testbench I would be very happy if I can just handle this issue via the scripts.

Thanky you!

Maik

tingjiangt_intel · Answer

Hi there, the 'msim_setup.tcl' is missing. As you sourced it in the 'compile_ip.do', is this missed?

kiamur · Answer

Hi and thanks for looking into my problem.

I have included the .qsys file with which you can build the system (here: the IP core) in the platform designer.

If you have done that, then the msim_setup.tcl should be generated, too.

Best Regards,

Maik

tingjiangt_intel · Answer

Hi there, thanks for you explanation. It seems that you've commented out the instantiation code for if_fft in the testbench. I'm not sure if this is the same testbench you are using.

kiamur · Answer

Yes, it is commented out...But, the intantiation uut: entity work.if_fft_fft_ii_0port map (clk =&gt; clk,reset_n =&gt; reset_n,sink_valid =&gt; sink_valid,sink_ready =&gt; sink_ready,sink_error =&gt; sink_error,sink_sop =&gt; sink_sop,sink_eop =&gt; sink_eop,sink_real =&gt; sink_real,sink_imag =&gt; sink_imag,fftpts_in =&gt; fftpts_in,inverse =&gt; inverse,source_valid =&gt; source_valid,source_ready =&gt; source_ready,source_error =&gt; source_error,source_sop =&gt; source_sop,source_eop =&gt; source_eop,source_real =&gt; source_real,source_imag =&gt; source_imag,fftpts_out =&gt; fftpts_out);referencing to work.makes the component declaration superflous.I got this from another example that had more or less the same issue as I have here. I was hoping that, by doing everything like the example there would solve my issue, but it did not.So in general:Please use the qpf file in my zip into Quartus 18.1.Please use the qsys to create the FFT IP in that project.Please compile in Quartus 18.1.Please start native link for simulation.If the qpf file has all the settings as I have on my local machine, then it should start modelsim and load the design for simulation.There, the initially mentioned modelsim "not bound message" should appear.I am interested in getting rid of that "not bound" so that I finally can simulate the FFT.Regards,Maik

tingjiangt_intel · Answer

Hi there, sorry for the delayed response. I'll try to investigate on this following your flow.

Forum Discussion

Quartus 18.1 FFT IP modelsim simulation "not bound"

7 Replies

Recent Discussions

About Design Limitations and Known Issues

About Dual Simplex for Agilex 3

Where is High Speed Transceiver Demo Design in FPGA Wiki ?

Can't find Agilex 7 M I/O PLL Reconfiguration Design Example

Enabling DFE Adaptation on Cyclone 10 GX