Can you make signal assignments to Signal Tap from the RTL Viewer in Quartus Lite 18.1 as explained in the Signal Tap Getting Started Tutorial?

Question

sstrell · Answer

Yes. Just right-click what you want to tap and choose to create a new .stp or add it to an existing one.#iwork4intel

wshep1 · Answer

I am using Quartus 18.1 Lite.  When I right-click on the signal in the RTL Viewer, there is NOT an option to add the signal to a Signal Tap *.stp file.  Does the Lite version of Quartus not support this function or is there some Enable that I need to set first?

sstrell · Answer

Sorry, this can only be done from the Technology Map Viewer to tap post-fit signals, not the RTL Viewer. This feature is available in all Editions of the software, but I forgot that it was post-fit only. What tutorial are you referring to (URL) that says you can do this in the RTL Viewer?

#iwork4intel

wshep1 · Answer

Thanks for your assistance. Indeed the tutorial does say the Technology Map Viewer(Post Fitting) and not the RTL Viewer as I originally said. I read Technology Map Viewer and remembered RTL Viewer. However, when I select a component in the Technology Viewer(Post Fitting) and right click on it there are only 7 choices available in the resulting selection box instead of 8 as shown in the tutorial, and the one that is missing is the "Add Node to Signal Tap Logic Analyzer" choice. See attached images of the Getting Started Tutorial and my Technology Viewer showing the choice box that pops up from a right click.

I am using Quartus 18.1. Is this a feature that is only available in 19.1 and later versions of Quartus? or is there some feature in the Technology View that I need to turn on?

Thanks for any assistance that you might provide,

Bill

sstrell · Answer

You have to select and then right-click an individual signal, not a block like a register. It should be an I/O of the register, not the register itself. #iwork4intel

Forum Discussion

Can you make signal assignments to Signal Tap from the RTL Viewer in Quartus Lite 18.1 as explained in the Signal Tap Getting Started Tutorial?

7 Replies

Recent Discussions

agilex 7 Platform Designer PIO addr width

Direct RF ip

Agilex 7 R-Tile PIPE Direct Mode: Raw Rx Data Misalignment - Is Soft Word Alignment Needed?

Avalon-MM Cyclone V Hard IP for PCI Express Intel FPGA IP Soft Reset and Hard Reset

Agilex-7 MSI-X missing om AXI MCDMA for PCIe