Altera_Forum
Honored Contributor
10 years agoSequential Switching
I am trying to develop a sequencer digital circuit in VHDL and implement it on a DE 1 dev board although I have hit a wall. I have done a signal tap of the output of my FPGA although when I take a look at what actual comes out of the FPGA and it is different than the Signal Tap. Does anyone have a clue to as why this would occur? See both the signal tap and the digitzer signals. For reference Blue is clock, orange is TX1, purple is TX2, pink is TX3 and yellow is TX4.
http://www.alteraforum.com/forum/attachment.php?attachmentid=11200&stc=1 http://www.alteraforum.com/forum/attachment.php?attachmentid=11201&stc=1