Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Sequential Switching

I am trying to develop a sequencer digital circuit in VHDL and implement it on a DE 1 dev board although I have hit a wall. I have done a signal tap of the output of my FPGA although when I take a lo...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Another thing to try out would be output the TX1 signal to TX2 pin to see if similar observation occurs? This can help to verify is short occur as well.