Phased Clock

Question

Are there any Intel SoC FPGAs that provide a clock manager with different phased clock outputs? e.g. One 100 MHz input with four 200 MHz phased outputs (0 degree, 90 degrees, 180 degrees, and 270 degrees).

If yes, what is the FPGA family (i.e., Agilex, Stratix, Arria, MAX, Cyclone)? And what is the device part number within the family?

fvm · Answer

Hi,the feature is available in any recent Intel FPGA, e.g. the mentioned families.

tehjingy_altera · Answer

Hi VYoungAll the intel families support the feature you are looking for.You could look for the PLL Soft Core IP which are supported for all the Intel FPGA devices.There are 2 types of PLL cores that are available and are supported in different FPGA families.You could look into the "supported devices" in the documents below:https://www.intel.com/content/www/us/en/docs/programmable/683285/18-1/core-user-guide.htmlhttps://www.intel.com/content/www/us/en/docs/programmable/683359/17-0/altera-phase-locked-loop-ip-core-user-guide.htmlIn the Soft IP you could select the number of clock signals, different frequency for each signals and also adjust the phase difference.RegardsJingyang, Teh

tehjingy_altera · Answer

Hi VYoungAny update on this case?Do you have any more question regarding the PLL IP?RegardsJingyang, Teh

vyoung · Answer

Hi Teh,I found the following PLL Block Diagram for the Intel FPGAs:It kind of implies that there are only 2 clock outputs for the PLL.  My design uses 4 phase shifted 200 MHz clock outputs (0, 90, 180, 270 degrees phase shift).  The input clock is 100 MHz.  Can the PLL hard core provide this?   You mention the PLL Soft Core IP can provide this, but will the PLL Soft Core IP use a lot of fabric resources?Thanks,VYoung

tehjingy_altera · Answer

Hi VyoungYes. In the the IP configuration the you could select the numbers of clocks output you would like and the phase difference in between the clocks.Please refer to the diagram below:As for the fabric resource I do not have that information but I assume that it would not take up a lot of resource as it is a common IP that is being used.RegardsJingyang, Teh

Forum Discussion

Phased Clock

7 Replies

Recent Discussions

JTAG Chain Broken on Agilex 7-I Dev Kit

ASx4 Interface debug in MSEL=111 (JTAG mode)

Request for REACH 253 Substance Certificate

Quartus Pro simulation libraries for Riviera Pro

Request for Cyclone V Pinout File Information