Need a circuit to reconfigure, 10LP FPGA when CRC_ERROR detected.

Question

Hi.&nbsp;When SEU detected, CRC_ERROR pin goes high, i need a design input to reconfigure the FPGA 10LP.&nbsp;kindly help me.&nbsp;&nbsp;&nbsp;thanks,&nbsp;visweswara/&nbsp;

eliasbarbudo · Answer

you will need to toggle nconfig to start a reconfiguration, after that, depending on your configuration scheme, there will be more steps to follow

visweswara · Answer

Can you help me , with the steps to follow.&nbsp;Configuration:&nbsp;&nbsp;Single device with JTAG programmingMSEL: 0010&nbsp;&nbsp;Thanks,&nbsp;Visweswara.

farabi_altera · Answer

Hello,&nbsp;
&nbsp;
You may refer to this link :&nbsp;
https://www.intel.com/content/www/us/en/docs/programmable/683777/current/accessing-error-detection-block-through.html
&nbsp;
Design example:&nbsp;
https://www.intel.com/content/www/us/en/design-example/714548/intel-cyclone-10-lp-fpga-nios-ii-processor-custom-instruction-for-intel-cyclone-10-fpga-design-example.html
&nbsp;
regards,
Farabi

Forum Discussion

Need a circuit to reconfigure, 10LP FPGA when CRC_ERROR detected.

3 Replies

Recent Discussions

Quartus Programmer 21.1: JTAG Server Error Code 82 – Port 1309 Cannot Be Bound

Unable to Generate Valid PAM4 Eye Diagram and BER Measurements on Stratix 10 SI E-Tile Native PHY

Cannot program cyclone IV with USB blaster

Marking codes of CY10CL040YF484

Unable to scan JTAG chain, TCK only 2V