FFmine
New Contributor
1 year agoDiscrepancies between datasheets and technical documentation regarding FPGA configuration.
About Arria V data sheet
Note 105 is as follows.
105 To evaluate the data setup (tSU) and data hold time (tDH) slack on your board in order to ensure you are meeting the tSU and tDH requirement, Intel recommends following the guideline in the "Evaluating Data Setup and Hold Timing Slack" chapter in AN822: Intel FPGA Configuration Device Migration Guideline.
However, AN822 mentioned tDSU, but tSU was no there.
Is tDSU in AN822 just a misspelling?