Debugging the FPGAs connected in passive serial mode

If you don't want to change the design, I'd recommend either copying the project or using the Revisions feature in Quartus.  This way you can create a new revision, add Signal Tap or something else without changing the rest of the design, compile and debug, and then quickly go back to the original design as if nothing changed.