Forum Discussion

I_like_leds_15's avatar
I_like_leds_15
Icon for New Contributor rankNew Contributor
6 months ago
Solved

Cyclone 10 LP Error Detection Timing

I am working with the cyclone 10 LP FPGA dev board from Altera.  I am trying to get the error detection block working during configuration. I have followed this guide: accessing-error-detection-bloc...
Configuration
Core Logic
Security
  • Farabi_Altera's avatar
    Farabi_Altera
    6 months ago

    Hello, 

     

    The oscillator_divider generic does not change the CRC engine's clock. CRC is clocked by internal configuration oscillator. 

    Instead, set the clock in device option. 

    Device and Pin option -> Error Detection CRC -> "Divide error check frequency by"(this will impact the internal configuration oscillator that clocks the CRC engine. Valid values are power of 2. Below is the .qsf example :

     

    set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR <2|4|8|...|256>

     

    regards,

    Farabi

I_like_leds_15's avatar
I_like_leds_15
Icon for New Contributor rankNew Contributor
6 months ago

I would like to clarify an error in my post, 

I am measuring the time from power on to CRC_ERROR going low. This time measurement is approximately 240 ms no matter what the divisor is. 

Farabi_Altera's avatar
Farabi_Altera
Icon for Regular Contributor rankRegular Contributor
6 months ago

Hello, 

 

Let me check the issue and get back to you. 

 

regards,

Farabi