Itai_aNew Contributor1 year agoArria10 to DDR4 layout guidelinesHi, In Table 265. Layout Guidelines on page 253 at document " External Memory Interfaces Arria 10 FPGA IP User Guide" what does tCK stand for in Clock Routing? RegardsIMG_5193.jpeg347 KB
Recent DiscussionsBidirectional pin USB_RX with a pseudo-differential I/O standard must use the OEIN port of the nodeAvalon-ST configuration with Agilex 3 failsTrouble Getting started with Stratix 10 SOCObsolescence issuesRequest for COO info