Arria10 to DDR4 layout guidelines

Hi, In Table 265. Layout Guidelines on page 253 at document " External Memory Interfaces Arria 10 FPGA IP User Guide" what does tCK stand for in Clock Routing? Regards