Arria10 FPGA transciever FEC specifications

Hello,

I am looking for specifications of the FEC used in the Arria10 FPGA transciever, more specifically its theoretical performance (maximum BER at input for error-free output, burst error size that would defeat error correction, etc.). All the information I could find is here: Intel® Arria® 10 Transceiver PHY User Guide, 2.6.2. It says the FEC 64b/66b but that is it. Where can I find more information on this?

Thank you,

--

RD