Altera Soft LVDS IP core (output not consistent with the input)

Hi SMS.

First of all, I would recommend to look at that video - https://www.youtube.com/watch?v=02lgfcxSjQA&t=45s

It's somewhat not exactly what you are doing (14-bit shown here is more complicated), but it contents also example design which you can examine with Signal Tap and ISSP for quick iterative testing.

1. Had you tried bit slip mode?
2. Which clocks your internal pll generates?
3. Which output data rate did you choose?

The inclock frequency depends on the output data rate (input data rate & deserialization factor).

You can check in similar IP core datasheet here - https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_altlvds.pdf

Best regards,

Ivan

Hi ,

Can you check a stand alone LVPDS IP , that means mask all other logic and try the LVDS ip.

Regards,

Rs

@IDeyn @RSree Thanks for the replies.

@IDeyn

1. Yes I have tried bit slip mode. But the issue is that bitslip is not constant neither the frequency of change in bitslip. So have not been able to figure out how to do link training using the bit slip mode in this case.
2. The input clock (rx_inclock) I have chosen in IP core configuration is 200 MHz. The internal PLL generates the rx_outclock of 25 MHz.
3. I have tried two different data rates 200 Mbps and 16 Mbps at multiple input clock rates.

Further, during simulation, I am transmitting the serial bit stream from a testbench using a 200 MHz clock. And the same clock is being fed to the LVDS IP core, so I don't see any phase error being induced in this case. So cause of bitslip seems to be somewhere else.

@Rsree Yes I am simulating the stand alone LVDS IP core.

Hi SMS.

The typical problem than instantiate LVDS SERDES is to confuse between FCO and DCO. Those clocks have different alignment, so SERDES result could be different because of that.

Best regards,

Ivan

I have been assuming up till now that rx_inclock is DCO and rx_outclock is FCO, please correct me if I am wrong. And since FCO is generated by the IP core itself I can only control DCO and the serial data input. Given this I have tried following three cases for data rate of 200 Mbps, rx_inclock of 200 MHz and with serial input 8'hAA:

Case I:

serial data input is aligned with positive edge of DCO:

Case II:

serial data input is aligned with quarter period of the DCO:

Case III:

serial data input is aligned with half period of the DCO:

Hi SMS,

I prefer to think about FCO and DCO as outputs of, for example, ADC.

For example, you can check here -

https://www.analog.com/media/en/technical-documentation/data-sheets/AD9287.pdf Figure 2.

In that case, FCO is typically edge aligned with data, but DCO is not.

So if you will look at that manual (Figure 15. Data Realignment Timing)

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/max-10/ug_m10_lvds.pdf

you can see that here rx_inclock is aligned wth rx_in, but is slower than data change rate.

So I think in your case you better use FCO than DCO. I also will advise to assure that you have correct timing relationship between inclock and rx_in. By the way, could you try simulation as it is in Case I but trying slightly to shift inclock (less than quater period as in Case II)?

Best regards,

Ivan