About the BUFG specification in Intel FPGA.

Hello,

I am sorry, Could you please explain what is BUFG, xilinx and intel terminology on buffer/io might be difference.

regards,

Farabi

Hello Farabi,

Thanks for your reply.

Xilinx said BUFG is Global Clock Buffer：https://support.xilinx.com/s/article/24983?language=en_US , so I ask if BUFG is GCLK in Intel FPGA. If yes, how many BUFGs in Arria 10 FPGA? Is it possible to see how many BUFG by using Quartus software?

Hi Farabi,

Thanks for your reply.

Xilinx said BUFG is Global Clock Buffer：https://support.xilinx.com/s/article/24983?language=en_US , so I ask if BUFG is GCLK in Intel FPGA. If yes, how many BUFGs in Arria 10 FPGA? Is it possible to see how many BUFG by using Quartus software?

Hello,
the equivalent term for Intel FPGA is GCLK. You find all details in Arria 10 Handbook, chapter 4 Clock Networks and PLLs in Intel Arria 10 Devices. Don't think i's appropriate to retell the document in this thread. Generally, Arria 10 has 32 GCLKs.

Quartus compilation report tells which resources are utilized for specific signals. Generally, it's rarely necessary or even useful to assign clock resources, e.g. clock control blocks in a design manually.

Regards

Frank

Hi,

You can also learn more on the Global Clock Network for Arria 10 through this documentation. Refer to the link:

https://www.intel.com/content/www/us/en/docs/programmable/683461/current/global-clock-networks.html

Regards,

Aqid

As we do not receive any response from you on the previous question/reply/answer that we have provided, please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.