Forum Discussion

BXia's avatar
BXia
Icon for Occasional Contributor rankOccasional Contributor
3 years ago

About the BUFG specification in Intel FPGA.

Hi,

In xilinx FPGA, I see the BUFG specification for clock:

Does Intel FPGA has the BUFG specification too? Or what's the specification in Intel FPGA equivalent to BUFG, the GCLK or something else?

If Intel FPGA has BUFG, how many BUFGs in Arria 10 FPGA? Is it possible to see how many BUFG in Quartus software?

Thanks in advance.

6 Replies

  • Farabi's avatar
    Farabi
    Icon for Regular Contributor rankRegular Contributor

    Hello,

    I am sorry, Could you please explain what is BUFG, xilinx and intel terminology on buffer/io might be difference.


    regards,

    Farabi


  • FvM's avatar
    FvM
    Icon for Super Contributor rankSuper Contributor

    Hello,
    the equivalent term for Intel FPGA is GCLK. You find all details in Arria 10 Handbook, chapter 4 Clock Networks and PLLs in Intel Arria 10 Devices. Don't think i's appropriate to retell the document in this thread. Generally, Arria 10 has 32 GCLKs.

    Quartus compilation report tells which resources are utilized for specific signals. Generally, it's rarely necessary or even useful to assign clock resources, e.g. clock control blocks in a design manually.

    Regards

    Frank

  • AqidAyman_Altera's avatar
    AqidAyman_Altera
    Icon for Regular Contributor rankRegular Contributor

    As we do not receive any response from you on the previous question/reply/answer that we have provided, please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.