Unique ID registers in Cyclone V
Hello everyone, I need to uniquely identify individual devices at runtime from the HPS (ARM Cortex-A9) side. Does the HPS side of the Cyclone V SoC have any built-in unique ID registers, such as: - A hardware serial number - A unique device ID - OTP (One-Time Programmable) fuses with unique identifiers - Any factory-programmed identification values What I've Tried: I've reviewed the Cyclone V documentation but haven't found clear information about unique ID registers accessible from the HPS side (unlike some other ARM SoCs that have dedicated UID registers). However I have seen Unique ID present in the FPGA side (https://www.intel.com/content/www/us/en/docs/programmable/683336/20-3/cores-user-guide.html), but this is not useful for my use case. Any guidance, documentation references, or code examples would be greatly appreciated! Thanks in advance!
25.3 PRO Release
Version: Release 25.3 PRO Quartus Build/TAG: B109/QPDS25.3_REL_GSRD_PR Release Date: October 10, 2025 Device Affected: Agilex™ 3, Agilex™ 5, Agilex™ 7, Startix® 10, Arria® 10 Release Type: Major release/Binary release Binary Release Path: http://releases.rocketboards.org/2025.10/ Major Features Released Support of GHRD 2.0 in Agilex™ 5 which includes foundational boot to Linux, ability to create compatible phase 2 bitstreams, parameterized HPS for maximum performance and best practices. Support of GSRD 2.0 Yocto layers for the Agilex 5 E-Series Premium DevKit with OOBE daughtercard for the GHRD 2.0 baseline design. Agilex 5 GSRD Development User Experience Improvement through KAS using a graphical/text interface to configure a limited number of high-level options on top of simplified Yocto recipes. - GSRD 2.0 with Kas Build System Support for running Agilex 5 Simics Simulation under the GSRD 2.0 framework. Booting from SD Card and QSPI is supported. - Exercising Simics Simulation from GSRD 2.0 Support GHRD and GSRD for Agilex™ M-Series PRQ HBM2e for DK-Sl-AGM039EA development kit. The GSRD is capable of booting to Linux. - Build the GSRD for DK-DEV-AGM039EA Hypervisor Multi-OS Support Example, demonstrating Linux and Zephyr running side-by-side in the HPS cluster. - HPS Xen Hypervisor GSRD System Example Design: Agilex™ 3 FPGA and SoC C-Series Development Kit Support for monitoring of SEU errors from the SDM in the HPS in Agilex™ 7. Add capability to measure the latency of Linux SMC calls. Support Nios V Lockstep application with a fail-safe mechanismmmc blocks written = error
Hi, By using Agilex-i series dev kit.I'm able to write a OS file from memory[0] region of ddr to mmc,but unable to write a file from memory[1] region of ddr to mmc. bdinfo log lmb_dump_all: memory.cnt = 0x2 / max = 0x10 memory[0] [0x0-0x7fffffff], 0x80000000 bytes flags: 0 ( 2GB ) memory[1] [0x280000000-0x3ffffffff], 0x180000000 bytes flags: 0 ( 6GB ) While tranfering a OS file from memory[1] region of ddr to mmc. Error pop up message as " mmc blocks written = error ". Thanks M Gokulraj
Cyclone 5 FPGA UART driver, and read/write functions.
I am using a Cyclone 5 MitySOM on the Critical link dev kit. I am trying to setup a custom UART (RX, TX) lines from the FPGA GPIOs, not going through any external chip other than and FTDI connected to a PC. I prefer to have this code in System Verilog. I have found some example of source for the RX and TX transactions, but nothing on how they get integrated into the FGPA system. Can you please provide me some detail, example code, etc. of how I can setup a custom UART (115200), that I can send Hello World to the PC and have it come out in a terminal window. Want to use this for log/debugging as well as a simple menu system to process incoming commands to perform actions real time. Thanks, Chris
Case (Z2-126625)|1002715
Hello, We request your help to provide us with FMD, TSCA and PFAS for below PNs: BX8071512500 BX8071512700 BX8071513500 BX8071513700 CM8066201920404 SR2L6 CM8071504555019 CM8071504820805 I210T1 I210T1BLK And we need you to confirm if part below part is correct and provide a data sheet for it IC PRE-PROG JSD100 EPM240T100I5N, EPM240T100C5N Please keep the following case number in all your replies. Case (Z2-126625)|1002715
Cyclone® V SoC Development Kit
Hi Everyone: I am looking for Cyclone V SoC Development Kit installation for board rev C. From link https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/cyclone/v-sx.html# Only found information for board Rev E. "kit Installation" is version 22.1. After download, and unzip, there is factory_recovery directory, can the files under this directory be used for restoring the factory settings for board Rev C? If not, where I can download the "kit installer" for board Rev C? Thanks
How to use putty in Uart-to-USB communication?
I recently posted a question related to a project I've been working on. I wanted help to achieve Uart-to-USB communication to transmit counting data from my DE10-Nano to my computer. This is the post: https://community.intel.com/t5/FPGA-SoC-And-CPLD-Boards-And/How-to-obtain-the-counting-of-TTL-pulses-from-an-FPGA/m-p/1542536#M26340 ShengN helped me a lot, he even provide the modifications to the design and the C code to achieve this. However, he mentioned that I would need help from this forum with the usb putty part. I have no experience with Putty, and I'm completely new with FPGAs and hardware programming (this project was assigned to me). How can I make use of the design I got so I can transmit the counting of the FPGA to my PC.
