Knowledge Base Article

What is the maximum payload size I can issue the PCI Express Hard IP on the Avalon-ST TX interface?

Description

In Avalon-ST mode, the user logic is required to ensure that the TX TLP presented to the PCI* Express IP core is no larger than the negotiated Max Payload size.

Resolution

Ensure that the TX TLP presented to the PCI* Express IP core is no larger than the negotiated Max Payload size.

Updated 1 month ago
Version 3.0
arria® 10 fpgas and socs
arria® ii fpgas
arria® v fpgas and socs
cyclone® 10 gx fpga
cyclone® iv fpgas
cyclone® v fpgas and socs
FPGA Dev Tools Quartus II Software
stratix® 10 fpgas and socs
stratix® iv fpgas
stratix® v fpgas
No CommentsBe the first to comment