Unable to access the entire 4GB DDR from Agilex 7 HPS

Question

Dear Intel Support,Couple of my colleagues, Chander and Ashish, from Tsavorite have already been in touch with you regarding this issue. Here is the case where they had interactions with Intel support;How to access entire 4GB DDR from Agilex 7 HPS - Intel CommunityThis issue is still not resolved for us, and we'd like to get a resolution for this. Opening a new case as suggested, as the previous one was closed. We have tried your suggestions and have experimented on our own. From Linux/uboot (HPS), we are able to access lower 2GiB (0x0 - 0x7FFF_FFFF). Unable to access 2GiB of upper DDR range: 0x10_8000_0000 - 0x10_FFFF_FFFF. Please go through the above link (previous support case) for history on the transactions.Appreciate your help!Thank you.@aikeu  @JingyangTeh_Altera  @chander

tiensunga_altera · Answer

Can you try the change below? This change maps to the SDRAM upper > 2GB to 0x1_0000_0000.

Technically, 0x1_0000_0000 will map back to 0-2G. So, we should use 0x1_8000_0000 for 2-4G.

memory {

reg = < 0 0x00000000 0 0x80000000>,

<1 0x80000000 0 0x80000000>;

};

Thanks

tehjingy_altera · Answer

Hi Could you try accessing the values  0x01_0000_0000 to 0x01_8000_0000 instead?

tehjingy_altera · Answer

Hi Happy New Year!Do you have any new update on this case?RegardsJingyang, Teh

chander · Answer

Hi Jingyang, TehWe did try this , but no luck. Is it possible to have a meeting to go over this. regardsChander

tehjingy_altera · Answer

Hi Sorry for the late response.Do you have an error log that you are experiencing when trying to access the DDR?What time slot you are available for a call?

Forum Discussion

Unable to access the entire 4GB DDR from Agilex 7 HPS

6 Replies

Recent Discussions

F2SDRAM test inquiries.

Agilex 5E HPS and Linux

LWH2F Throughput

Reg SoC Example without using Linux

Reg Agilex5 A5ED028BM16AE5S SoC - USB3.0