User Profile
tehjingy_Altera
Regular ContributorJoined 4 years ago
User Widgets
Contributions
Re: IS25LP064A interface with Cyclone V HPS
Hi Naresh9812 Thanks for confirming the commit is present. Sorry to mention that the part you are using was not in the list of tested flash below: https://www.altera.com/design/guidance/configuration/supported-flash-cv-av-soc Have you tried writing into the flash and check if the value is written? You could also check out some example design for QSPI in the link below as reference: https://www.altera.com/design/guidance/embedded-software/bare-metal1View0likes0CommentsRe: IS25LP064A interface with Cyclone V HPS
Hi Naresh9812 Which hwlibs version are using currently? Could you try using the master branch if you are not using it. https://github.com/altera-opensource/intel-socfpga-hwlib The below commit is the commit that fix a previous bug that causes erase sequence to fail: https://github.com/altera-opensource/intel-socfpga-hwlib/commit/b28e3de8d1c84aea9fdc5bb4c60ac0ca124c18e0 Please ensure if the fix in the commit is present in your hwlibs version.19Views0likes0CommentsRe: RSU: Corrupted decision firmware after loading initial RSU image jic (Stratix 10)
Hi plancheres The likely issue is that factory.rbf and the application RBFs are signed, but factory_boot.rbf was generated as an unsigned RBF: quartus_pfg -c factory_image.sof factory_boot_unsigned.rbf -o rsu_boot=ON Please sign the generated BOOT_INFO RBF using the same signing chain and private key used for the factory image: quartus_sign --family=stratix10 --operation=sign \ --qky=<signing_chain.qky> \ --pem=<signing_private_key.pem> \ factory_boot_unsigned.rbf factory_boot_signed.rbf Update Bitstream 1 in the PFG to use the signed file: <bitstream id="Bitstream_1"> <path>factory_boot_signed.rbf</path> </bitstream>128Views0likes1CommentRe: Intermittent DE10-Standard error starting GDB server with quartus_hps
Hi What is the Jtag clock frequency that you are using? Could you try reducing the JtagClock frequency ? Try 16Mhz or 6Mhz. You could use the command below to change the frequency: jtagconfig --setparam <cable_index> JtagClock <frequency>50Views0likes3Comments