Interrup numbers of Arria 10 EDAC

---

@SueC_Altera wrote:

Hi Silvan,

There are not dedicated interrupts for ECC. Please review the ECC chapter in the Arria 10 Technical Reference Manual.

Please let us know if you have further questions.

Sue

---

Hi Sue,

I followed this documentation and instruction to enable the ECC: https://www.rocketboards.org/foswiki/Documentation/EnableL2CacheECCInLinux

Unfortunately, after following the steps of this documentation, the kernel is not able to boot anymore. It prints the following error messages in the console output:

[   21.099148] rcu: INFO: rcu_sched self-detected stall on CPU
[   21.104715] rcu:     0-...!: (2100 ticks this GP) idle=003c/1/0x40000004 softirq=9/9 fqs=0
[   21.112697] rcu:     (t=2100 jiffies g=-1183 q=36 ncpus=2)
[   21.117903] rcu: rcu_sched kthread timer wakeup didn't happen for 2099 jiffies! g-1183 f0x0 RCU_GP_WAIT_FQS(5) ->state=0x402
[   21.129073] rcu:     Possible timer handling issue on cpu=0 timer-softirq=4
[   21.135744] rcu: rcu_sched kthread starved for 2100 jiffies! g-1183 f0x0 RCU_GP_WAIT_FQS(5) ->state=0x402 ->cpu=0
[   21.145962] rcu:     Unless rcu_sched kthread gets sufficient CPU time, OOM is now expected behavior.
[   21.154879] rcu: RCU grace-period kthread stack dump:
[   21.160143] rcu: Stack dump where RCU GP kthread last ran:

So are you able to share the information how to enable the ECC in Linux on the Arria 10 SoC device?

This is my further question to you and i would be happy if you can support me in this case! In addition to the meaning of the interrupt numbers in the dtb (see the other Reply https://community.intel.com/t5/Intel-SoC-FPGA-Embedded/Interrup-numbers-of-Arria-10-EDAC/m-p/1703150#M3178 )

Thank you and best regards, Silvan