Forum Discussion

HPark14's avatar
HPark14
Icon for Occasional Contributor rankOccasional Contributor
3 months ago
Solved

F2SDRAM fails to synthesize with custom logic

Hello guys,  We are using Agilex5 SOC F2SDRAM bridge. I am trying to connect custom logic to the F2SDRAM, but it absolutely refuses to synthesize unless I export the signals directly to the top-lev...
Arm Processor
Hps Arch
  • HPark14's avatar
    HPark14
    2 months ago

    Hello guys,

     I've resolved this issue. Thank you for your support.

    I created a r_out register and exported it to the top-level output 

    after that Quartus compilation succeeded.

kbrunham_altera's avatar
kbrunham_altera
Icon for New Contributor rankNew Contributor
3 months ago

Hi Hudon,

The error Quartus is reporting is illegal connectivity of the RDATA interface. The device legality requires that this interface be connected to registers. I suspect that in your axi_master_tester component you are leaving rdata unconnected or tied off to a constant. What is needed is to create preserved registers that you connect to this interface. 

You can see a similar example in https://github.com/altera-fpga/agilex5-demo-hps2fpga-interfaces/blob/main/custom_ip/h2f_termination_hw.tcl#L208

HPark14's avatar
HPark14
Icon for Occasional Contributor rankOccasional Contributor
3 months ago

"If more detailed messages were provided, I would debug it myself, but it only gives one-word answers like a parrot."