Forum Discussion

yemo's avatar
yemo
Icon for New Contributor rankNew Contributor
10 months ago
Solved

Wavform Simulator Error: Invalid Licese Environment

I installed Quartus II 24.1 Lite Edition. When using waveform simulator, I found the error:

*** Running the ModelSim simulation **** c:/altera_lite/24.1std/questa_fse/win64//vsim -c -do test.do **

Fatal: Failed to initialize licensing environment. License environment not set correctly. Unable to checkout a license. Vsim is closing. ** Error: Invalid license environment. Application closing. Error.

Everything was fine before this error.

I have allready fixed my license to Quartus II in options-License Setup.Maybe my question is too basic to be answered but I have tried every method I could think about. Thank you.

Simulation

9 Replies

  • sstrell's avatar
    sstrell
    Icon for Super Contributor rankSuper Contributor
    10 months ago

    Is your LM_LICENSE_FILE environment variable pointing to your license file?

  • yemo's avatar
    yemo
    Icon for New Contributor rankNew Contributor
    10 months ago

    LM_LICENSE_FILE environment variable is set correctly and I can see the simulation result but the output is unkonwn(XXXX).

    ls138.v

    module ls138(G1,G2A,G2B,A,Y);
    input G1,G2A,G2B;
    input [2:0] A;
    output [7:0] Y;
    reg [7:0] Y;
    always@(G1 , G2A , G2B , A)
    begin
    if(G1&&(!G2A)&&(!G2B))
    begin
    case (A)
    3'b000: Y<=8'b1111_1110;
    3'b001: Y<=8'b1111_1101;
    3'b010: Y<=8'b1111_1011;
    3'b011: Y<=8'b1111_0111;
    3'b100: Y<=8'b1110_1111;
    3'b101: Y<=8'b1101_1111;
    3'b110: Y<=8'b1011_1111;
    3'b111: Y<=8'b0111_1111;
    default: Y<=8'b1111_1111;
    endcase
    end
    else
    Y<=8'b1111_1111;
    end
    endmodule

    simulaotion result is attached.

  • RichardT_altera's avatar
    RichardT_altera
    Icon for Super Contributor rankSuper Contributor
    10 months ago

    Seem like a tool limitation with the Simulation Waveform Editor.


    Try to run using our Questa Intel FPGA Starter Edition simulation tool. The tool should be able to provide the output data.


    Regards,

    Richard Tan


    • yemo's avatar
      yemo
      Icon for New Contributor rankNew Contributor
      10 months ago

      Can you explain the process in detail?

  • RichardT_altera's avatar
    RichardT_altera
    Icon for Super Contributor rankSuper Contributor
    10 months ago

    Any update on this?


    Do you able to simulate using the Questa Intel FPGA Starter Edition?


    Regards,

    Richard Tan


    • yemo's avatar
      yemo
      Icon for New Contributor rankNew Contributor
      10 months ago
      Sorry, something occurred these days and it took all mind. My problem is solved and thank you for your patience and notice.
  • RichardT_altera's avatar
    RichardT_altera
    Icon for Super Contributor rankSuper Contributor
    10 months ago

    Thank you for acknowledging the solution provided. I'm pleased to know that your question has been addressed.


    Now, I will transitioning this thread to community support. If you have any further questions or concerns, please don't hesitate to reach out. Please login to https://supporttickets.intel.com/s/?language=en_US , view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support.

    The community users will be able to help you on your follow-up questions.


    Thank you and have a great day!


    Best Regards,

    Richard Tan