Forum Discussion
6 Replies
- Vicky1
Regular Contributor
Hi Tina, Please help me by providing below details, 1. which quartus(edition & version) are you using? 2. have you come across any error while simulating including clock signal? 3. provide the simulation screenshot of the result without clock signal Thanks, Vikas- TGuo0
New Contributor
Hello!
- I'm using Quartus II Web Edition 13.0sp1
- The screenshot above is what happens when I include clock signal
- The below is what happens when the clock signal to both latches are the same (so the not gate at the bottom is removed)
- Abe
Frequent Contributor
The simulation does not work due to the inherent behavior of the JK master slave FF:
- If CLK is low at the start, the outputs Q and Qb will be X irrespective of the state of J and K.
- If CLk is high at the start and J=0 and K=1, the outputs will still be X. (K input is also Reset for SR flop which is used to build the JK master-slave)
To get the simulation working,
- Shift the clock edge by some x ns so that it starts HIGH.
- Assign J =1 and K = 0 , this is the set condition for the FF.
- Follow the rest of the JK FF truth table.
- TGuo0
New Contributor
Thanks for the clarification! Unfortunately, when I tried your suggestions, the same result came out. Is there something I'm missing?
- Abe
Frequent Contributor
Take a look at the following projet file. It should help you. It also includes the waveform for simulation.
- TGuo0
New Contributor
Thanks so much!