unconstarained path error

Question

Hello!I was working on a lab code at school and encountered an error in the timequest timing analyze part.At first, a negative slack error and an unconstrained path error occurred together, but I solved the negative slack error by creating an sdc file with the wizard.However, I was unable to resolve the unconstrained path error and would like your help.I still have a limited understanding of quartus, so your help would be greatly appreciated.Thank you.manualtest benchsdc

sstrell · Answer

Your .sdc does not include I/O delay constraints (set_input_delay, set_output_delay) so I presume those are what the tool is saying are unconstrained since you don't mention this.  You may want to get familiar with timing analysis: https://www.intel.com/content/www/us/en/docs/programmable/683068/18-1/timing-analysis-basic-concepts.html

tingjiangt_intel · Answer

Hi there, is there any updates on this issue?

tpwls · Answer

I solved the problem by creating a manual.out.sdc file with input/output delay set to 0 using TimeQuest Timing Analyze.

However, 332043 Overwriting existing clock: error has been added. How should this be resolved?

Thank you.

sstrell · Answer

You now have two .sdc files?  Why?  Combine them.And I/O delays should not be 0 in a .sdc.

tingjiangt_intel · Answer

Hi there, please check if there has some conflict constraint on this first, or if the overwriting is a right sdc you can ignore the warning.

As the previous reply, you'd better combine this two sdc file to ensure there is no conflict.

Forum Discussion

unconstarained path error

6 Replies

Recent Discussions

Timing analysis - long combinational path

Automatically added negative node for TDS output doesn't work with Agilex 5

Quartus 20.1std compilation fails for Quartus map - Device 10AS057K2F40I1SG

Duplicate_hierarchy_depth / duplicate_register

QuartusPro 25.3 Crashed after using the Signal Tap Logic Analyzer