Forum Discussion

New Contributor

9 months ago

Unable to perform Dynamic Reconfiguration on Agilex I Series Device AGIB027R29A1E2VR0

I wanted to verify the dynamic reconfiguration on Agilex I Series Device AGIB027R29A1E2VR0. I generated an example from F Tile Dynamic Reconfiguration IP with the following settings. Once I ge...

Hdl

Platform

Ash_R_Intel

Regular Contributor

8 months ago

Hi,

Same settings are available in the Multirate PHY IP as well. For example, in the F-tile PMA and FEC Direct PHY Multirate IP, you can enable the Debug endpoint options. See the attached.

Refer:

4.4.1. Steps to Configure the F-Tile PMA/FEC Direct PHY Multirate...

Regards

Forum Discussion

Unable to perform Dynamic Reconfiguration on Agilex I Series Device AGIB027R29A1E2VR0

Recent Discussions

Timing analysis - long combinational path

The quartus license works with version 25.0 but not with version 17.0

How can I use Quartus Pro 25.1 sopc-create-header-files tool to generate a jtag master header file?

timing violation fix

Error (292014): Can't find valid feature line for core SLL_CA_HBC_T001_Hyperbus_Memory_Controller_10