moh_lateNew Contributor3 years agoThe design is right, but the execution is wrong Good evening and Happy New Year everyone.. Implemented this equation: Attached is a picture with the file Bit depth: from 8 to 28 Algorithm type: The process of multiplying the highest digits of t...Show More2.png4 KBLR3_LAB2.1.ZIP1.2 MB
sstrellSuper Contributor3 years agoIn your schematic, you've got an input named "A[27],A[27],A[27],A[27..3]". That doesn't make any sense.
moh_lateNew Contributor to sstrell3 years agothank you very much!What should be done to correct it, please, according to the equation attached in the files
moh_lateNew Contributor to sstrell3 years agothank you very much!What should be done to correct it, please, according to the equation attached in the files
Recent DiscussionsHow-to generate dual-port (read/write) RAM with clock enablesQSYS Subsystem Export Port orderQuartus Pro 25.3 crash using rhel7/8Hard Reset Required After Each Boundary Scan OperationStratix V PCIe IP fails upgrade from 21.1 to 25.1