Signal Tap Rapid Recompile

Question

Hi all,I am using quartus 18.1 Standard edition.I have enabled signal tap in my design. I added few signals to the signal tap, and also changed the trigger. I understand that I need to recompile to get the updated signal tap into my design. But, here is my following question. I see that there is a rapid recompile message in the signal tap window, as shown below in the picture.  But once I go to processing tab to start rapid recompile, I see that the option is greyed out as shown below. How do I start rapid recompile in quartus 18.1? any tricks that I am missing?Thank you.

kennyt_altera · Answer

Firstly, you will need to check what devices that you were using.

Intel Quartus Prime Standard Edition software supports Incremental Route with Rapid

Recompile for Arria V, Cyclone V, and Stratix V devices.

https://www.intel.com/content/www/us/en/docs/programmable/683552/18-1/incremental-route-with-rapid-recompile.html

Once you identify it support, the Rapid recompile function can be found in:

https://www.intel.com/content/www/us/en/docs/programmable/683552/18-1/using-the-incremental-route-flow.html

https://www.intel.com/content/www/us/en/docs/programmable/683552/18-1/trigger-lock-mode.html

https://www.intel.com/content/www/us/en/docs/programmable/683552/18-1/compile-the-design.html

Do let me know if any thing that is not clear in the above. thanks

sstrell · Answer

Rapid Recompile is only available if you've allocated additional resources for the logic analyzer or if you are removing signals so it will use fewer signals.

The status message seems to be in error, but it would help to know what changes you made to the logic analyzer setup since the last full compilation.

kennyt_altera · Answer

Is there any further question? If no, we shall close the thread.

kennyt_altera · Answer

As we do not receive any response from you on the previous answer that we have provided. Please login to ‘https://supporttickets.intel.com/s/?language=en_US’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.

Forum Discussion

Signal Tap Rapid Recompile

4 Replies

Recent Discussions

How-to generate dual-port (read/write) RAM with clock enables

How to create a new component that instantiates a IP variant in PD?

Is there a specific driver for the USB Blaster III?

Stratix V PCIe IP fails upgrade from 21.1 to 25.1

NIOS V Sysnthesis Fails with Quartus 25.1 Lite