Hamza_52New Contributor3 years agoSignal Tap Logic Analyzer II Trigger Condition Hi i am working with DE1-SoC Cyclone V SoC FPGA Board and i am using quartus Prime Lite Edition. I am trying to use Signal Tap Logic Analyzer II but somehow i am not able to configure it correctly my...Show More
Recent DiscussionsEDA_MAINTAIN_DESIGN_HIERARCHY obsolete?Known issues in Quartus Standard 18.0Setup slack violations?I do not get an eMail with the generated license fileserv_req_info