Hamza_52New Contributor2 years agoSignal Tap Logic Analyzer II Trigger Condition Hi i am working with DE1-SoC Cyclone V SoC FPGA Board and i am using quartus Prime Lite Edition. I am trying to use Signal Tap Logic Analyzer II but somehow i am not able to configure it correctly my...Show More
Recent DiscussionsQuartus 13.1 LicenseQuartus 13.1 including Signal Tap LicenseError(23098) when using IPM_IOPLL on Agliex 7Integrating Cocotb to Quartus using Native linkAgilex3 - unknown IDCODE