Forum Discussion

ZatK's avatar
ZatK
Icon for New Contributor rankNew Contributor
2 years ago

set_output_delay in source-synchronous situation : not meeting timing

So I have a design which is exactly in this situation : The only difference is that the clock is coming from 'Board Device' as well instead of on the board. CLK period is 12.5 ns Dclock_to...
Hdl
Timing
RichardT_altera's avatar
RichardT_altera
Icon for Super Contributor rankSuper Contributor
2 years ago

We noticed that we haven't received a response from you regarding the latest previous question/reply/answer, and will now transitioning your inquiry to our community support. We apologize for any inconvenience this may cause and we appreciate your understanding.

If you have any further questions or concerns, please don't hesitate to let us know.

Thank you for reaching out to us!

Best Regards,

Richard Tan