Forum Discussion
zjj
Occasional Contributor
Occasional Contributordcfifo problem
In our project, we instantiate the parameterizable DCFIFO primitive provided by Altera. The design passes simulation verification without issues; however, mismatches occur between written and read da...
sstrell
Super Contributor
Super ContributorThis could also be a timing issue. Is your design closing timing?
