Forum Discussion

allenS1's avatar
allenS1
Icon for New Contributor rankNew Contributor
2 years ago

Questa Simulation vmap error

Hello, I'm currently trying to go through the Getting Started Tutorial for Questa - Intel FPGA Division. I'm using the same example design files for a PLL RAM that they give in the tutorial. I'm at ...
Hdl
Simulation
allenS1's avatar
allenS1
Icon for New Contributor rankNew Contributor
2 years ago

Hello there. I was able to resolve this issue. I suspect the issue could be either with the example design, which I redownloaded and started fresh, or not choosing the correct working directory (\mentor) when running the .do file in Questa. Thanks for your help though.