Output Encrypted Verilog Simulation Netlist with Encrypted Sources

Hi, I am trying to produce a verilog simulation netlist using quartus pro but my design contains encrypted RTL. The netlist is successfully implemented but using the quartus_eda tool, it produces an...