Altera_Forum
Honored Contributor
8 years agoMAX10 ADC user defined output simulation in Cadence NCSIM
I'm trying to simulate user-defined ADC output using Cadence NCsim.
Now, I used defparam to parameterized enable_usr_sim, reference_voltage_sim and simfilename_ch0-16. The ADC model works well when fixed data(enable_usr_sim = 0) output is used. When I used user defined output (enable_usr_sim = 1), output data is only '0'. I'm suspecting that the feature might not be applicable to other simulator than modelsim. Is user defined ADC output feature can be simulate other than modelsim? Thanks in advance for answering!