Is "If elsif else" in this case errant?

I am trying to convert an Open Core from Verilog to VHDL, doing this I converted one to one modules then cheked them till code work by step. After last packet conversion, (transmit logic) I seen a ...